Sharma, et al.. A High Speed Power Efficient Dynamic Comparator Designed in 90nm CMOS Technology. IEEE, 2015, doi:10.1109/ccintels.2015.7437942.