A high speed power efficient dynamic comparator designed in 90nm CMOS technology

by Vijay Kr. Sharma, Gaurav Kr. Sharma, Divesh Kumar

Released as a paper-conference by IEEE.

2015

application/pdf 1.1 MB
file_qt5opto6wngujlvhnicldhlphe glauniversity.in:8088 (web)
web.archive.org (webarchive)

Preserved and Accessible

Type paper-conference
Stage

unknown

Year 2015

DOI 10.1109/ccintels.2015.7437942

Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)

Cite This

BibTeX
CSL-JSON
MLA
Harvard

Lookup Links

Catalog Record
Revision: 2c16fd6b-74b8-40b9-acb5-71ffe95c9485
API URL: JSON

A high speed power efficient dynamic comparator designed in 90nm CMOS technology release_66uzfdcz75egtcinduulrn3prm