Branch prediction, instruction-window size, and cache size: performance trade-offs and simulation techniques release_3zxy5gqaszhgbk5qbp2ozt7ugq

by K. Skadron, P.S. Ahuja, M. Martonosi, D.W. Clark

Published in IEEE transactions on computers by Institute of Electrical and Electronics Engineers (IEEE).

1999   Volume 48, Issue 11, p1260-1281

Archived Files and Locations

application/pdf  
file_hq4m6mad3jhxrfpen3qh4ejfqm
web.archive.org (webarchive)
www.cs.princeton.edu:80 (web)
application/pdf   2.2 MB
file_7zafhtuyjbdtfo5xbv2ahpynxa
web.archive.org (webarchive)
web.archive.org (webarchive)
www.cs.virginia.edu (web)
application/pdf   668.8 kB
file_dnvhsnfthfasnkpvn557t6xjii
web.archive.org (webarchive)
web.archive.org (webarchive)
www.cs.princeton.edu:80 (web)
citeseerx.ist.psu.edu (repository)
web.archive.org (webarchive)
+ 3 more URLs
application/pdf   798.7 kB
file_zd5enwebyngrdpma3xm5ufgbvu
swww.ee.uwa.edu.au:80 (web)
web.archive.org (webarchive)
application/pdf   130.8 kB
file_mkqtnd3ndbdkhahxmfcnbbywdy
web.archive.org (webarchive)
www.cs.princeton.edu (web)
application/pdf   798.5 kB
file_ebpv3purzbfqpdemunlqif6y4q
web.archive.org (webarchive)
www.ecst.csuchico.edu:80 (web)
Read Archived PDF
Preserved and Accessible
Type  article-journal
Stage   published
Year   1999
Container Metadata
Not in DOAJ
In Keepers Registry
ISSN-L:  0018-9340
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: 0ccb85b0-1b22-498d-ae86-449eb47c6641
API URL: JSON